





# Interoperable 3D IC Standards

**Arif Rahman**  
**Xilinx, Inc.**

# Outline

- **Background**
- **Scope of 3D IC Standard**
  - Design
  - Manufacturing
  - SiP Integration and test
  - Reliability
- **Summary**

# Scope of 3D IC Standard for Stacked-Die SiP



- Heterogeneous integration
- Stacking-enabled chip design

# Design

- **A generic physical design flow for heterogeneous integration**
- **Support for multiple technologies (i.e. techfiles)**
  - Viewing of databases from different technologies in Layout Editor
  - Single vs. multi-die DRC
  - Verification of chip-to-chip interface
  - LVS (single chip, multiple chips, black box, etc.)
  - Extraction support for different techfiles/technologies
- **Multi-Chip Electrical Analysis**
  - IR, signal integrity, EM, etc.
- **Compatibility of different CAD flows in diff. chips**
  - What to expose and what to abstract out
- **Ability to integrate PDKs from multiple manufacturers**
- **Floor-planning**

# Manufacturing

- **Should reflect manufacturing requirements and constraints**
  - Via first, via middle, and via last (design rules)
  - Material standards
    - Interoperability of ICs
- **Physical attributes (die size, thickness, warpage, etc.)**
- **DFM rules**
  - Micro-bumps (dummy, corner/edge rules, etc.)
  - TSVs (AR, keep out, etc.)
  - Interoperability of ICs from different fabs

# SiP Integration and Test

- **Physical specification**

- Chip-to-chip contact spacing, pitch, and physical locations
- Compatibility of alignment keys for bonding

- **Electrical specification of chip-to-chip drivers and receivers**

- Signal types and voltage levels (signals, control, test, registered vs. non-registered, etc.)
- Termination requirements
- Performance attributes/models (IBIS model?)
- ESD requirement

- **Functional specification**

- Verification, debugging, and testing

- **Testing**

- Scan chain & loopback
- SiP testing

# Reliability

- **Common lifetime and reliability criteria**
  - Monolithic vs. heterogeneous integration
- **Power delivery**
- **Power budget and thermal effects**
  - Cooling requirements
- **Design for reliability (DFR)**
  - EM for micro-bumps
  - Chip-package and package-board interaction
  - Redundancy (TSV & micro-bumps)
- **Die thickness**

# Summary

Scope of Standardization	Focus Areas
Physical Design	<ul style="list-style-type: none"><li>-Layout, DRC, LVS</li><li>-Extraction</li></ul>
Manufacturing	<ul style="list-style-type: none"><li>-DFM</li><li>-Materials &amp; design specs</li></ul>
SiP Integration & Test	<ul style="list-style-type: none"><li>- Physical, logical, and functional specs of chip-to-chip interface</li></ul>
Reliability	<ul style="list-style-type: none"><li>- Lifetime/reliability criteria</li><li>- Design for reliability</li></ul>

## Stakeholders

IDMs, Fabless, and EDA companies

Equipment Vendors

Fabs and OSATs