

Application of AI to Accelerate Formal Verification Workflow

Security IP Team


<u>Liya Liu</u>

Parmar Jayesh Parmar Namrata Teggi Reddy Shilpa




Outline

- Introduction
 - Formal Verification
 - Formal Verification Workflow
- Methodology
 - Automate FV Setup
 - Automate Property Implementation
 - Automate Report
- Conclusion




Formal Verification



Formal verification applications:

- AEP: Automatically Extract Properties
- FPV: Formal Property Verification
- DPV: Data Path Validation
- FXP: Formal X-Propagation
- FRV: Formal Register Verification

- Formal verification uses mathematical techniques to exhaustively check all possible states of a design to ensure its correctness.
- For safe critic mission, exhaustive analysis is must.
- SystemVerilog properties are used to describe design behavior based on specification.
- These properties are bound to design interface.
- Formal verification tool checks the behavior described in properties match with design implementation or not.





Formal Verification Workflow

Formal Verification Setup (create related files)

blackbox.yml

Module_wrapper.sv

Module_if.sv

Module.tcl

VC Formal


No

RTL/Constraints/Property Update

Problematic

Lots of manual work involved in FV workflow.






Problems: FV Files Generation

Formal Verification Setup (create related files)

blackbox.yml Module_wrapper.sv Module_if.sv Module.tcl








- Parameters
 - Input/output ports

Manual work

Problem: Property Implementation

```
// Basic state transition
property valid_state_transition;
 @(posedge clk) disable iff (!rst n)
  (current_state == IDLE && start_signal) |=> (current_state == ACTIVE);
endproperty
// Conditional transitions
property conditional transition;
 @(posedge clk) disable iff (!rst n)
  (current state == ACTIVE && (counter >= threshold)) |=> (current state == DONE);
endproperty
// Multi-cycle transitions
property multi_cycle_transition;
 @(posedge clk) disable iff (!rst n)
  (current_state == PROCESSING) |-> ##[1:5] (current_state == COMPLETE);
endproperty
// Output invariants in specific states
property idle_state_outputs;
 @(posedge clk) disable iff (!rst n)
  (current_state == IDLE) |-> (busy == 1'b0 && valid_out == 1'b0);
endproperty
```








Problems: Regression Result Report









```
Summary Results
                            Summary Results
Property Summary: AEP
                             Property Summary: FPV
> Constraint
                             > Assertion
   - # found
                    : 8
                               - # found
                               - # proven
 AEP Summary: AEP
                               - # falsified
 > Assertion
                             > Vacuity
   - # found
                    : 37
                               - # found
                    : 37
   - # proven
                               - # non vacuous
                             > Witness
                               - # found
                               - # covered
                             > Cover
                               - # found
                               - # covered
```

Manually check regression results







: 21

: 5

: 16

: 24

: 25 : 25


: 3

: 3


: 5

> Constraint - # found

Automation in FV Workflow




Artifical Intellegence Tools



GitHub Copilot

Code suggestions and completions inside IDEs.

Automation in workflow



Prompt Generate Python Code

write a python function to generate a blackbox.yml file in which involves following lines:

"# The blackbox collection holds a list of RTL modules we wish to omit

from the RTL file list. When VC Formal cannot find an RTL definition for

a module instance it simply blackboxes it.

We list all RTL files to be commented out, with one file per line. Note

that the line must start with a hyphen and that there is a space between the

hyphen and the RTL file name.

#blackbox: "


```
def generate blackbox(self):
   tcl cfg = self.get tcl cfg str()
   module dir = self.ip_inst.lower()
   self.write_str(self.tb_dirname,
                 self.tcl_fn,
                 tcl cfg)
   # Skip writing the generic interface file if we've already generated a module-specific one
                                                                                                                                        GitHub Copilot
   module specific if path = os.path.join(self.tb dirname, "src/verif/vcf", self.ip inst.lower(), f"{self.ip inst} if.sv")
   if not os.path.exists(module specific if path):
       print(f"No module-specific interface file found at {module specific if path}")
       print(f"Creating generic interface file {self.get_ifname()}.sv")
       self.write str(self.tb dirname,
             self.get ifname() + ".sv",
             self.get sv if str())
       print(f"Creating {module_specific_if_path}")
                                                                                                                                                                                                blackbox.yml
   if self.has_wrapper:
                                                                                                                                        File Edit Tools Syntax Buffers Window Help
       self.write str(self.tb dirname,
                     self.get_wrapper_name() + ".sv",
                     self.get wrapper str())
   self.write str(self.tb dirname,
                                                                                                                                         1 # The blackbox collection holds a list of RTL modules we wish to omit
                 "cc_checklist.csv",
                 "ENABLE, SOURCE, DESTINATION, NAME\n")
                                                                                                                                          2 # from the RTL file list. When VC Formal cannot find an RTL definition for
   self.write str(self.tb dirname,
                                                                                                                                          3 # a module instance it simply blackboxes it.
                                                                                                                                          4 # We list all RTL files to be commented out, with one file per line. Note
                  "# The blackbox collection holds a list of RTL modules we wish to omit\n"
                                                                                                                                          5 # that the line must start with a hyphen and that there is a space between the
                  "# from the RTL file list. When VC Formal cannot find an RTL definition for\n"
                                                                                                                                          6 # hyphen and the RTL file name.
                  "# a module instance it simply blackboxes it.\n"
                  "# We list all RTL files to be commented out, with one file per line. Note\n"
                  "# that the line must start with a hyphen and that there is a space between the\n"
                  "# hyphen and the RTL file name.\n"
                  "#blackbox:"
   return
```

Automate FV Setup

```
python3 src/verif/vcf/scripts/vcf formal tb builder.py
Do you want to delete $SIM directory? (y/n): y
    ou want to delete wef nine directory? (w/n):
  Successfully cleaned up $SIM: /proj/version 1/sim
Successfully cleaned up $SIM: /proj/version 1/vcf run directory
                BUILD IS COMPLETED : FORMAL SETUP STARTS
Op level RTL module to verify (e.g. mpART): sync_fifo 
Has wrapper (Y/N): Y
The BUILD test configuration used for the build command (e.g. from 'make quick'): modeA sync fifo
Directory to hold TCL config file (default is moudle top) -- hit enter to skip:
Enter as many clocks as necessary, starting with the main clock.
The period doesn't have to match reality but the relative period ratios between clocks must be respected
Clock name (hit enter to skip only if have at least one clock already): clk
Period in ns (number only, no units): 10
Clock name (hit enter to skip only if have at least one clock already):
Enter as many resets as necessary, starting with the main reset. We need at least one.
Reset name (hit enter to skip only if have at least one reset already): reset
Which edge are we using [low/high] ? : high
leset name (hit enter to skip only if have at least one reset already):


☑ Found module file: /proj/version 1/src/rtl/design 1 0/fifos/sync fifo.v

Generating interface from context 'sync fifo'
Generated: src/verif/vcf/sync fifo top if.sv
Creating /proj/version l/src/verif/vcf/sync fifo/sync fifo.tcl
Creating /proj/version l/src/verif/vcf/sync fifo/sync fifo if.sv
Creating /proj/version l/src/verif/vcf/sync fifo/cc connectivity.csv
Creating /proj/version 1/src/verif/vcf/sync fifo/sync fifo wrapper.sv
Creating /proj/version 1/src/verif/vcf/sync fifo/blackbox.yml
```



Properties Generation with Diagram

Generate the SystemVerilog properties for formally verifying the FSM shown in the attached diagram with the state defined as "reg [1:0] stateCur".



```
Assuming the states are encoded as:
 Systemverilog ^
                                                                             □ Copy
 localparam ST_A = 2'b00;
  localparam ST_B = 2'b01;
 localparam ST_C = 2'b10;
property p_A_to_B;
   @(posedge clk) stateCur == ST_A && a && !b |=> stateCur == ST_B;
property p_A_to_C;
  @(posedge clk) stateCur == ST_A && b && e |=> stateCur == ST_C;
 endproperty
 property p_A_to_A;
   @(posedge clk) stateCur == ST_A && !a |=> stateCur == ST_A;
 endproperty
property p_B_to_C;
  @(posedge clk) stateCur == ST_B && b && c && d |=> stateCur == ST_C;
 endproperty
 property p_B_to_A;
  @(posedge clk) stateCur == ST_B && a && b |=> stateCur == ST_A;
 endproperty
 property p_B_to_B;
  @(posedge clk) stateCur == ST_B && !b && e |=> stateCur == ST_B;
 endproperty
property p_C_to_A;
   @(posedge clk) stateCur == ST_C && !b && c && d |=> stateCur == ST_A;
 endproperty
property p_C_to_B;
  @(posedge clk) stateCur == ST_C && !b && e |=> stateCur == ST_B;
 endproperty
property p_C_to_C;
  @(posedge clk) stateCur == ST_C && b && c && d |=> stateCur == ST_C;
 endproperty
```




Example

Property Generation with Reference Code

Comments

Refer to the property req_neg_id_prop in test_if.sv to generate a property req_size_len_prop to check in a read request when size is less than 2 and read 2 data, the response of this request should have RRESP being SLV_ERR.

```
req neg id property
          // The goal of this property is the AXI read access security check based on Read Address ID.
          // ARID[20:11] must be the defined UNIT ID.
         property req neg id prop (AxADDR, AxREADY, AxVALID, AxID, AxUSER, AxLEN, min addr, max addr,
                                      xREADY, xVALID, xID, xRESP);
            int my txn id;
              ((AXREADY && AXVALID &&
                ((AxID[2:0]!= 3'h2) || (AxID[20:11] != INIT ID)) &&
                (AxADDR inside {[min addr:max addr]})), my txn id = AxID)
                  |=> !((xID == my txn id) && xVALID && xREADY)[*0:$] ##1 ((xID == my txn id) && xVALID && xREADY) && (xRESP == SLVERR);
         endproperty // req_neg_id_prop
          // ====== Place your checker instantiations here ======
254
         req neg id : assert
                                      (req_neg_id_prop (
                                                     .AxADDR (XBAR s axi araddr ),
                                                     .AxREADY (s XBAR axi arready ),
                                                     .AxVALID (XBAR s axi arvalid ),
                                                              (XBAR s axi arid),
                                                     .AxID
                                                             (XBAR s axi aruser),
                                                              (XBAR s axi arlen ),
                                                     .min_addr(UNIT_ID_START),
                                                     .max addr(UNIT ID END),
                                                     .xREADY (XBAR_s_axi_rready ),
                                                     .xVALID (s XBAR axi rvalid ),
                                                              (s XBAR axi rid
                                                              (s XBAR axi rresp
```



: 21

: 16

: 24

: 24

: 25


: 25

: 3

: 3

: 5

Automate Reporting



Extract Info from regression results



Report

Results

Applied the method in formal verification of 5 modules

| RTL Block | Number of signals on i/f | Number of properties | Approach | FV setup | Property Development | Estimated Regression Status Report |
|-----------|--------------------------|----------------------|----------|-----------|-------------------------|--|
| Module A | 15 | 38 | Before | 2 hours | 2 hours | 10 minutes |
| | | | After | 5 minutes | 5 minutes | 2 minutes |
| Module B | 27 | 11 | Before | 2.5 hours | 3.5 hours | 10 minutes |
| | | | After | 5 minutes | 1.5 hours | 2 minutes |
| Module C | 40 | 22 | Before | 3 hours | 3.5 hours | 10 minutes |
| | | | After | 5 minutes | 10 minutes | 2 minutes |
| Module D | 29 | 13 | Before | 2 hours | 4 hours | 10 minutes |
| | | | After | 5 minutes | 10 minutes | 2 minutes |
| Module E | 298 | 22 | Before | 4 hours | 9 hours | 10 minutes |
| | | | After | 5 minutes | 10 minutes | 2 minutes |

Before: Manual work

After: Automated

FV setup

- 1. Create folders/files.
- 2. Edit files including the interface signals added/edited.

Property Development

Type SystemVerilog code referring to the property plan based on RTL specification.

Regression Report


- 1. Open vcf.log files and search for summary.
- 2. Copy/paste property proof status into an excel file.
- 3. Write an email to send to all the owners/managers.

Results

Applied the method in formal verification of 5 modules

| RTL Block | Number of signals on i/f | Number of properties | Approach | FV setup | Property Development | Estimated Regression Status Report |
|-----------|--------------------------|----------------------|----------|-----------|-------------------------|--|
| Module A | 15 | 38 | Before | 2 hours | 2 hours | 10 minutes |
| | | | After | 5 minutes | 5 minutes | 2 minutes |
| Module B | 27 | 11 | Before | 2.5 hours | 3.5 hours | 10 minutes |
| | | | After | 5 minutes | 1.5 hours | 2 minutes |
| Module C | 40 | 22 | Before | 3 hours | 3.5 hours | 10 minutes |
| | | | After | 5 minutes | 10 minutes | 2 minutes |
| Module D | 29 | 13 | Before | 2 hours | 4 hours | 10 minutes |
| | | | After | 5 minutes | 10 minutes | 2 minutes |
| Module E | 298 | 22 | Before | 4 hours | 9 hours | 10 minutes |
| | | | After | 5 minutes | 10 minutes | 2 minutes |






Conclusion

- Automated FV Files Generation
- Automated Properties Implementation
- Automated Regression Report



Improved Work Efficiency!



Thank You



#