intel foundry

Strategic Shifts in Semiconductor System Design

Bob Brennan

GM, Customer Solutions Engineering VP, Foundry Services

Agenda

- The Chiplet Revolution from vision to today
- Industry Case Studies
- Silicon and Package Technologies
- "One More Thing"

The Chiplet Revolution



Moore's Predicted "Day of Reckoning"

"It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected¹."

-Gordon E. Moore

¹: "Cramming more components onto integrated circuits", Electronics, Volume 38, Number 8, April 19, 1965



Image: Intel[®]

System on Chip -> System of Chips

"Catalyzing the Impossible: Silicon, Software, and Smarts for the SysMoore Era" – Dr. Aart de Geus



Source: Synopsys, https://www.synopsys.com/glossary/what-is-sysmoore.html



Motivation : Cost & Manufacturing Optimization



- Die Area
- # of Chiplets
- Wafer Cost
- Defect Density
- Package/Assembly/Test
- Known Good Die
- Die Area Tax & Overhead



Reference: <u>https://ieeexplore.ieee.org/document/9758914</u> "Heterogeneous Integration of Chiplets: Cost and Yield Tradeoff Analysis"



Motivation : Process Technology Optimization



Motivation: Optimize System Level High Speed IO



Source: Intel®

Intel[®] Vision 2022 : The "Chiplet Revolution"



*relative to PCIe G5 x16



Industry Case Studies

Case Study : Intel[®] HPC - Ponte Vecchio Ex. Complexity Management, Process Optimization





Sensor Case Study: Radar Beamforming Application



Telco Repartitioning (5G, 6G)



Networking/Storage Case Study: IPU/DPU

Ex. Multi-Protocol Architecture : AXI/UCIe ; Networking Modularity



IO Case Study: Disaggregated PCIe & Memory Ex. Optimization of Process (ex. Analog), Supply Chain



Server –Server Chiplet Architecture Example



Server – Al Inference Example



Silicon and Package Technology Needed



intel foundry

Systems Foundry for the AI Era



System of Chips Starts with Leadership Silicon



All product and service plans, roadmaps, and performance estimates are subject to change without notice.

Brought together by Advanced Packaging

FOVEROS DIRECT EMIB FOVEROS EMIB-M 2.5D EMIB-T 2.5D Foveros-S 2.5D Addition of TSVs for Provides highest density of compute Disaggregation supporting high speed I/O with a smaller die complex with a lower cost die to HBM4 stitching ACTIVE OR PASSIVE **EMIB 3.5D** Foveros-R 2.5D Foveros-B 2.5D Enables flexible heterogeneous RDL based interposer Si bridge interconnect for design systems for complex products flexibility & IVR /MIM integration for reduced cost TION LAYERS

Foveros Direct 3D

Ultra-high bandwidth and low power interconnect for superior performance



One more thing...

Pulling it all together

Al System of Chips



Notices and Disclaimers

All product and service plans, roadmaps, and performance estimates are subject to change without notice. Projections about future node performance and other metrics are inherently uncertain.

Intel[®] technologies' features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Performance varies depending on system configuration. No product or component can be absolutely secure. Check with your system manufacturer or retailer or learn more at www.intel.com.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates. See configuration disclosure for details. Your costs and results may vary.

Intel does not control or audit third-party data. You should consult other sources to evaluate accuracy.

All information provided here is subject to change without notice.

This document contains forward-looking statements about Intel's future plans or expectations, including its process and packaging technology roadmaps. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.