


An Al revolution requires hardware innovation.

Al model compute requirements grow by 100x every two years


Required computing growing with model size, plus demand in new applications

This demand will not be met by incremental improvements to hardware.

Al model size



SOURCE [Google]



影


AI models are too large to fit onto single cards or servers.

Chip to memory, chip chip, server to server: a every level data movement limits performance.

In AI hardware systems today, switches are 40% the heavy chip's

Al workloads are driving significant bandwidth growth





50-60%


Cloud bandwidth growth each year

25-30%


Network power per bit declining each year

And are network limited...

AWS Keynote are: Invent2022



Meta Keynote at OCP Summit 2022



Time Spent in Networking

Mx=ML training models


Network bottlenecks fundamentally limit performance and increase model run time

CONFIDENTIAL

The push to larger cluster size makes this worse




Scaling Performance



- Communication overhead increases
 with AI cluster scale
- Ensuring continued high network
 utilization is critical
- Opportunity: move to dedicated backend network


Bandwidth is also an issue within the server



AI and Memory Wall


Source: AmiGholami ZheweiYao, SehoonKim, Michael W. Mahoney, and Kkreutzer

Different models = different needs, but many are network affected



- Meta presentation on different model requirements:
 - LLMs vs Ranking and Recommendation
 - Training vs inference
- Difficult to meet all needs with one solution
- Highlighted: datemovement limitations

Optics will be used to get to high data rates.



Server to server connect is already optical.

Copackaged optics for chip to chip and chip to memory is under development. [Reuters News, Sept 13, 2022]

Nvidia and TSMC partner to develop silicon photonics

TSMC working with Broadcom and Nvidia to develop copackaged optics (CPO), after the craze has lifted demand for data transmission


[Tech Node, Sept 12, 2023]


solution

Meta Discusses Al Hardware and Copackaged Optics.

[Semianalysi&rticle, Sept 15, 2022]

Optical switches deployed by Google








hierarchical datacenter network architecture with Spine blocks connecting Aggregation blocks. b) Apollo OCS-based datacenter network architecture. Spine blocks are replaced by cut-through OCSes to eliminate the Spine.

Nvidia concept on optically connected GPUs









GPU card with CPO


GPU rack


Switch rack

Source: Bill Dally presentation, OFC 2022

Silicon photonics fabrication has come a long way..

Silicon Photonics "Moore's Law" Scaling






Intel: FMCW Lidar on a chip: integrated 6000 active and passive components on chip for high volume manufacturing

However, there are still some challenges faced

- Yield on devices: talked about as a generic "silicon photonics issue", however needs to be broken down into its drivers
 - For example, can be a device issurery specific to each active component
 - Intel drove down to 7 failures per billion on integrate Plasers
- Packaging:
 - Yield onfibre coupling: strong progress has been made, but yield here is critical for volume deployment
- Tools and flow are still under development
- Significant timeline to development
 - Several fabrication test cycles required for characterization

End-to-end ecosystem eo development is required



Let's shape the future together.